RFIC - PLL Design Engineer
Job Description
Summary
Do you have a passion for invention and self-challenge? Do you thrive with pushing the limits of what’s considered feasible. As part of an outstanding team, you’ll craft sophisticated, groundbreaking projects that deliver more performance in our products than ever before. You’ll work across fields to transform improved hardware elements into a single, coordinated design. Join us, and you’ll help us innovate new technologies that continually outperform the previous iterations! By collaborating with other product development groups across Apple, you’ll push the industry boundaries of what wireless systems can do and improve the product experience for our customers worldwide.
The wireless RFIC team architects, designs, and validates radio transceivers integrated into sophisticated wireless SoCs. Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by an outstanding vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As an RFIC - PLL Design Engineer within the Wireless Radio team, you will be at the center of a wireless SoC design group with a critical impact on getting Apple’s groundbreaking wireless connectivity solutions into hundreds of millions of products!
The wireless RFIC team architects, designs, and validates radio transceivers integrated into sophisticated wireless SoCs. Our wireless organization is responsible for all aspects of wireless silicon development that transform the user experience at the product level, all of which is driven by an outstanding vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering. As an RFIC - PLL Design Engineer within the Wireless Radio team, you will be at the center of a wireless SoC design group with a critical impact on getting Apple’s groundbreaking wireless connectivity solutions into hundreds of millions of products!
Description
As an RFIC-PLL Designer, you will provide analog and digital PLL solutions for wireless SoC and drive them to mass production for Apple’s Wireless Connectivity products. Responsibilities include:
- Lead design of radio transceiver chains including analog PLLs - VCOs, digital PLLs - DCOs, LOGen, and chain of blocks in RX and TX.
- Drive radio KPI (power, area, performance) to meet product requirements. Work with multi-functional teams, including platform architecture, wireless design, RF HW, and SW, to define radio features enabling wireless innovation.
- Work closely with RF Systems on block-level and high-level specifications of the PLL-LOGen, TX, and RX line-ups and the accurate distribution of spec margins in the chain.
- Hands-on design contributions, from concept, architecture, and topology to transistor-level feasibility studies and KPI trade-off analysis to actual design, simulations, and extractions.
- Responsible for the floorplan layout and verification of the design to ensure a successful tape-out and work through Co-Existence scenarios and design to meet the CoEx requirements.
- Provide design versus silicon measurements correlation and compliance with volume production specifications.
- Lead design of radio transceiver chains including analog PLLs - VCOs, digital PLLs - DCOs, LOGen, and chain of blocks in RX and TX.
- Drive radio KPI (power, area, performance) to meet product requirements. Work with multi-functional teams, including platform architecture, wireless design, RF HW, and SW, to define radio features enabling wireless innovation.
- Work closely with RF Systems on block-level and high-level specifications of the PLL-LOGen, TX, and RX line-ups and the accurate distribution of spec margins in the chain.
- Hands-on design contributions, from concept, architecture, and topology to transistor-level feasibility studies and KPI trade-off analysis to actual design, simulations, and extractions.
- Responsible for the floorplan layout and verification of the design to ensure a successful tape-out and work through Co-Existence scenarios and design to meet the CoEx requirements.
- Provide design versus silicon measurements correlation and compliance with volume production specifications.
Minimum Qualifications
- BS and 3 + years of relevant industry experience.
- Experience with RF/analog and mixed-signal design experience in groundbreaking RF CMOS design.
- Experienced in the design and development of fractional N Synthesizers, Digital PLLs, Analog PLLs, and LO-Gen for high-performance applications and also low power applications.
- Hands-on experience designing TDC, GRO, Digital Filters, Sigma Delta Modulators, Pre-scalers, MMD, DCOs, PFD-CP, and VCOs. Modeling, analysis, and design of SD noise cancellation and spur cancellation techniques.
- Skilled in using Cadence Virtuoso, Spectre RF, Matlab, and EM simulation tools (e.g., EMX, HFSS).
- Familiarity with mixed-signal verification methodologies (SystemVerilog, AMS, Nanotime).
Preferred Qualifications
- Direct experience in designing and bringing wireless transceivers into mass production in deep sub-micron RFCMOS technology.
- Extensive knowledge in fractional N synthesizer and LOGen silicon characterization and debugging.
- Deep understanding of analog, mixed-signal, and RF circuit design. This includes LNAs, PAs, mixers, baseband filters, VGAs, and calibration methods associated with high-performance wireless systems.
- Familiarity with various RF transceiver architectures and their trade-offs and system specifications, and ability to work with system architects to translate system requirements into circuit requirements at the IC level.
- MSEE and/or PhD with extensive experience.
Pay & Benefits
Apply Now
Please mention to the employer that you saw this ad on Sciencejobs.org
- Share this job:
- [Save this Job]
